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(57) ABSTRACT 
An infrared imager, such as a spectrometer, includes mul- 
tiple infrared photodetectors and readout circuits for reading 
out signals from the photodetectors. Each readout circuit 
includes a buffered direct injection input circuit including a 
differential amplifier with active feedback provided through 
an injection transistor. The differential amplifier includes a 
pair of input transistors, a pair of cascode transistors and a 
current mirror load. Photocurrent from a photodetector can 
be injected onto an integration capacitor in the readout 
circuit with high injection efficiency at high speed. A high 
speed, low noise, wide dynamic range linear infrared mul- 
tiplexer array for reading out infrared detectors with large 
capacitances can be achieved even when short exposure 
times are used. The effect of image lag can be reduced. 
29 Claims, 4 Drawing Sheets 
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achieving a low noise readout at short exposure times for 
detectors with a large capacitance poses a major challenge 
for focal plane multiplexer design. 
SUMMARY 
In general, according to one aspect, an integrated circuit 
for reading out signals from a sensor includes a buffered 
direct injection input circuit including a differential amplifier 
with an injection transistor coupled between an input and 
output of the differential amplifier to provide active feed- 
lo back. The differential amplifier can include a pair of input 
transistors and a pair of cascode transistors, as well as a 
current mirror load. 
The integrated circuit can be used in various applications 
including infrared imagers, such as spectrometers, that 
15 include multiple infrared photodetectors and readout circuits 
for reading out signals from the photodetectors. Each read- 
out circuit can include a buffered direct injection input 
circuit. 
Various implementations include one or more of the 
20 following features. The cascode transistors can be arranged 
to reduce an input-to-output capacitance of the differential 
amplifier. For example, each cascode transistor can have a 
respective gate and sourceidrain regions. The gates of the 
cascode transistors can be electrically coupled to a common 
25 voltage and a sourceidrain region of each cascode transistor 
can be coupled to a respective sourceidrain region of one of 
the input transistors. 
Each readout circuit can include an integration capacitor 
so that, during operation, photocurrent from an associated 
3o one the sensors is injected onto the integration capacitor 
through the injection transistor. Additionally, a feedback 
capacitor can be coupled between the output of the differ- 
ential amplifier and the input transistor to which the output 
of the associated one of the sensors is coupled. The differ- 
35 ential amplifier can have an effective input capacitance less 
than a capacitance of the integration capacitor. Furthermore, 
the integration capacitor can be reset by applying a reset 
voltage to a gate of a transistor in parallel with the integra- 
tion capacitor. 
A screen transistor can be coupled between the injection 
transistor and the integration capacitor. During operation, 
the screen transistor is preferably biased in saturation. 
In another aspect, a method of using an imager includes 
detecting radiation with infrared sensors having respective 
45 capacitances at least as high as about 10 picofarads and 
injecting photocurrent from each sensor into an associated 
readout circuit having a buffered direct injection input 
circuit and an input impedance that is smaller than an 
impedance of the sensor. The photocurrent injected into each 
so readout circuit is sampled at least once every 100 micro- 
seconds. 
Various implementations include one or more of the 
following advantages. Photocurrent can be injected onto the 
integration capacitor with high injection efficiency at high 
5s speed. A high speed, low noise, wide dynamic range linear 
infrared multiplexer array for reading out infrared detectors 
with large capacitances can be achieved even when short 
exposure times are used. The effect of image lag can, 
therefore, be reduced. 
To achieve high-speed BDI operation, the amplifier out- 
put resistance can be kept low to increase the amplifier 
cut-off frequency. A relatively high gain can be achieved by 
using transistors with large size to increase the transconduc- 
tance and by using FETs with long device length to reduce 
65 short channel effects and provide a large output resistance. 
The cascade configuration can help reduce input-to-output 
capacitance. 
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FOCAL PLANE INFRARED READOUT 
CIRCUIT 
CROSS REFERENCE TO RELATED 
APPLI CAT1 ON 
This application claims the benefit of U.S. Provisional 
Application No. 601104,176, filed on Oct. 13, 1998. 
STATEMENT AS TO FEDERALLY SPONSORED 
RESEARCH 
The invention described herein was made in the perfor- 
mance of work under a NASA contract, and is subject to the 
provisions of Public Law 96-517 (35 U.S.C. 202) in which 
the Contractor has elected to retain title. 
BACKGROUND 
The present disclosure relates, in general, to image sen- 
sors and, in particular, to focal plane infrared readout 
circuits. 
In general, image sensors find applications in a wide 
variety of fields, including machine vision, robotics, guid- 
ance and navigation, automotive applications, and consumer 
products. Imaging systems that operate in the infrared (IR) 
wavelength region are required for a number of space-based 
or airborne applications such as monitoring global atmo- 
spheric temperature profiles, relative humidity profiles, 
cloud characteristics and the distribution of minor constitu- 
ents in the atmosphere. Such IR imaging systems also can be 
used for fire prevention and control, for enhanced visibility 
in foggy conditions, and for spectroscopic applications. 
In general, focal planes used in imaging applications 
typically operate with a relatively long exposure or integra- 
tion time to improve the signal-to-noise ratio. However, for 
airborne applications, using a long exposure time represents 
a trade off between tolerable motion blur and the required 
signal-to-noise ratio. The required signal-to-noise ratio for 
airborne spectrometers is usually quite strict because the 
signal collected by each photodetector is reduced by the 
number of spectral channels. 
Time-delay-integration (TDI) is one technique for achiev- 
ing a low noise level by increasing the effective integration 
time without introducing motion blur. However, the use of 
a mechanical scanning arrangement for imaging spectrom- 
etry applications precludes the use of TDI techniques for 
enhancing the signal-to-noise ratio. Instead, the size of the 
photodetectors is increased. The increased detector size, 
however, results in a higher detector capacitance. 
FIG. 1 illustrates a photodetector represented schemati- 
cally by a current source in parallel with a variable resistor 
and a capacitor. A large detector resistance (R,) allows the 
direct current (dc) component of the injection efficiency to 
be nearly unity. A high detector capacitance (C,) reduces the 
cut-off frequency for the injection efficiency, causing prob- 
lems for circuit operation at high speeds or short exposure 
times. In particular, a large detector capacitance prevents the 
detector node from being charged or discharged at high 
speed, causing the current signal injected into the readout 
circuit to lag behind the detector current. Retention of 
charges on the photodetector caused by a large response time 
constant produces an output that depends on the amount of 
detector current from the previous frame. That can result in 
the appearance of a residual, or “ghost,” image. The pres- 
ence of such residual images can cause significant errors in 
the estimation of ground and atmospheric constituents which 
are based on the ratios of detector outputs. Therefore, 
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Additionally, the feedback capacitor can help reduce differential amplifier 50 with active feedback provided 
overshoots during rising transitions. The screen FET can through an injection field effect transistor (FET) M, to 
help reduce errors caused by channel length modulation. ensure minimal voltage variations at the detector node. 
Other features and advantages will be readily apparent Photocurrent is injected through the injection FET M, onto 
from the following description, accompanying drawings and 5 an integration capacitor Cint with high injection efficiency at 
the claims. high speed. 
BRIEF DESCRIPTION OF THE DRAWINGS 
A reference voltage V, is provided to the positive input 
of the differential amulifier 50, and the outuut of the uho- 
FIG, 1 is a schematic representation of a photodetector, todetector 48 is provided to the negative hut Of the 
10 differential amplifier. To minimize overshoot during rising 
diagram Of part Of an infrared imager transitions, a small feedback capacitor Cfb can be provided. 
As illustrated in FIG. 3,  the feedback capacitor Cfb is 
FIG. 3 is a schematic circuit diagram illustrating a readout coupled between the output of the differential amplifier 50 
and the input to which the photodetector output is coupled. 
FIG. 4 illustrates an exemplary differential amplifier for 15 Preferably, the capacitance of the feedback capacitor Cfb is 
equal to or less than about fifty femtofarads (fF). Further 
details of an exemplary differential amplifier 50 are dis- 
cussed below. 
To reduce errors caused by channel length modulation, a 
FIG. 2 shows an exemplary imaging spectrometer 30 that 2o screen FET M,,, is provided between the injection FET 
includes four focal plane planes 32A, 32B, 32C and 32D. M, and the integration capacitor C,. The screen FET 
Each focal plane, such as the focal plane 32A, has an array M,,, acts as a cascode transistor to hold the drain of the 
34 of photodetectors. In one implementation, each focal injection FET M, at a substantially constant voltage V,,,. 
plane includes sixty-four detectors, providing more than 200 During operation, the screen FET M,,, is biased in 
spectral bands of information for each ground pixel. A 25 saturation. The maximum linear swing at the node identified 
scanning mirror arrangement can be used and covers 614 by the voltage Vi,, is approximately V,+IV&5$,, where V, 
ground pixels cross-track per scan. To prevent motion blur, is the bias voltage applied to the gate of the screen FET, V, 
the exposure per ground pixel can be limited to less than is the threshold voltage of the screen FET, and $, is the 
about 100 microseconds (psec). For example, in one thermal potential. 
implementation, exposure times of about 87.5 P e c  and as 30 The value of the integration capacitor Cinn represents a 
little as 50 p e c  can be used. tradeoff between the maximum signal handling capacity, the 
In one particular implementation, the array 34 includes transfer gain, and the conversion linearity. An exemplary 
both silicon (Si) and indium antimonide (InSb) photodiodes value for the integration capacitor C, is 0.2 picofarads (pF). 
to cover the visible and short wavelength infrared spectrum, 35 The integration capacitor C, can be reset by applying a 
with the InSb detectors used for the infrared end of the reset voltage V,,,, to the gate of the transistor M, in parallel 
spectrum. Si and InSb photodiodes both have large detector with the integration capacitor. 
resistances, typically greater than ten giga-ohms (GQZ). TO As shown in FIG. 3,  the readout signal chain 46 includes 
achieve a sufficiently large signal-to-noise ratio, the size of a chain of one or fo~~owers  52 and a sample and 
the detectors varies from 200 square microns @m2) to about 40 hold circuit. The sample and hold circuit includes a transis- 
200 P X 4 0 0  P ,  causing the detector capacitance to be in tor M,, whose state is controlled by a signal SHS applied to 
the range of about 10 to 30 Picofarads Other detector its gate, and a capacitor C,. Periodically, for example, every 
types, sizes and capacitances also can be used. 87.45 p e c ,  each of the unit cell outputs are sampled 
Each focal plane, such as the focal plane 32A, also simultaneously onto their respective sampling capacitors C, 
includes an array 36 of readout circuits corresponding to the 45 to provide a snap-shot mode of operation. The sampled 
detector array 34. Outputs from the array of readout circuits signals can then be read out serially onto a common bus 54 
can be multiplexed onto a bus (not shown in FIG. 2) for for further processing. In one implementation, the signals 
further processing. In addition, each focal plane has bias are read onto the bus 54 at a rate of about 750 kHz. In some 
generation circuitry 38 and a digital controller 40 that implementations, it may be desirable to provide a differential 
provides bi-directional scanning of the readout circuits. In readout circuit comprising a pair of sample and hold circuits 
some cases, the size of the detectors may be much larger to allow correlated double sampling to be performed at the 
than the size of the unit cell readout circuit. Accordingly, pixel level to reduce the noise further. 
fan-out boards can be used to provide the connections T~ achieve high injection efficiency at high speeds, the 
between the detector array and the readout circuit array. The amplifier 50 in the BDI input circuit 44 should have a high 
at liquid nitrogen 55 gain as well as a high cut-off frequency. FIG. 4 illustrates a 
temperature of about 77 kelvin (K). schematic circuit of the differential amplifier 50. The single- 
As shown in FIG. 3,  a unit cell readout circuit 42 includes ended amplifier 50 includes a pair of p-channel input MOS- 
a buffered direct injection (BDI) input circuit 44 and a FETs M,, M,, a pair ofp-channel cascade MOSFETs M,, M, 
single-ended readout signal chain 46. In FIG. 3,  the photo- and a current-mirror n-channel load, comprising n-channel 
detector 48 is represented schematically by a current source 60 MOSFETs M,, M,. The gate of the transistor M, is coupled 
in parallel with a variable resistor and a capacitor. to the output of the detector 48, and the gate of the transistor 
The BDI input circuit 44 provides the required bias M, is set to the reference voltage V, The gates of the 
stability for the photodetector 48 and allows the input cascode MOSFETs M,. M, are set to a voltage Vc,. Exem- 
impedance of the readout circuit to be smaller than the plary values of the voltages V, and V,, are 2.5 and 3.5 
detector impedance so that the photocurrent is injected into 65 volts, respectively. The voltage V,, can be set to about 5 
the readout circuit rather than being integrated on the volts, and the voltage V,, can be set to ground. Other 
detector. The BDI input circuit 44 uses a single-ended voltages may be appropriate for particular implementations. 
is a 
according to the invention. 
circuit according to the invention. 
use in a buffered direct injection input circuit according to 
the invention. 
DETAILED DESCRIPTION 
plane can be Operated, for 
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To achieve high-speed BDI operation, the amplifier out- 
put resistance is kept low to increase the amplifier cut-off 
frequency. The gain of the amplifier 50 can be set, for 
example, to about 700 (56 dB) at 77 K. Such a high gain can 
be achieved by using transistors with large size to increase 
the transconductance and by using FETs with long device 
length to reduce short channel effects and provide a large 
input-to-output capacitance and, thus, increase the speed of 
the amplifier. Also, by using a gain of about 700, the 
effective input capacitance of the amplifier 50 can be set at 
about 50 fF, in other words, less than the capacitance of the 
integration capacitor Cific. A read noise of less than 500 
electrons, for example, as little as 300 electrons, can be 
associated with each photodetector. In general, the amplifier 
50 is biased in the high gain region when operating as part 
of the BDI input circuit 44. 
Other implementations are within the scope of the fol- 
lowing claims. 
What is claimed is: transistors. 
1. An integrated circuit for reading out a signal from a 20 
a buffered direct injection input circuit including a dif- 
ferential amplifier with an injection transistor coupled 
between an input and output of the differential amplifier 
to provide active feedback, wherein the 
amplifier includes a Pair of input transistors each of 
which has a respective gate, wherein the gate Of One 
input transistor forms an input for a reference voltage 
to an output of the sensor, and wherein the differential 3o circuit includes a current mirror load, 
amplifier further includes a pair of cascode transistors. 
2. The integrated circuit of claim 1 wherein the cascode 
transistors are arranged to reduce an input-to-output capaci- 
tance of the differential amplifier. 
3. The integrated circuit of claim 1 wherein each cascode 
transistor has a respective gate and 
wherein the gates of the cascade transistors are electrically 
coupled to a common voltage and a sourceidrain region of 
each cascade transistor is coupled to a respective source/ 
drain region of one of the input transistors. 
4, The integrated circuit of claim 3 wherein each input 
transistor comprises a MOSFET. 
5. The integrated circuit of claim 4 wherein each cascade 
transistor comprises a MOSFET having a channel of the 
same conductivity type as the input transistors. 
6. The integrated circuit of claim 1 further including a 
current mirror load. 
tial amplifier has a gain of at least about 700. 
8. The integrated circuit of claim 6 further including an 
integration capacitor, wherein, during operation, photocur- 
rent from the sensor is injected onto the integration capacitor 
through the injection transistor. 
9. The integrated circuit of claim 8 wherein the injection 
transistor is a FET. 
10. The integrated circuit of claim 8 further including a 
ferentia1 amplifier and the input transistor to which the 55 
sensor output can be coupled. 
11. The integrated circuit of claim 10 wherein the differ- 
ential amplifier has an effective input capacitance less than 
a capacitance of the integration capacitor. 
12. The integrated circuit of claim 8 further including a 
15. The integrated circuit of claim 6 further including a 
feedback capacitor coupled between the output of the dif- 
ferential amplifier and the input transistor to which the 
Sensor output can be coupled, 
5 16. An infrared imager comprising: 
a plurality of infrared sensors; and 
output resistance, The cascade configuration can help reduce readout circuits for reading Out from the sensors, 
wherein each readout circuit includes a buffered direct 
injection input circuit including a differential ampli- 
fier with an injection transistor coupled between an 
input and output of the differential amplifier to 
provide feedback, wherein the differential amplifier 
includes a pair of input transistors each of which has 
a respective gate, wherein the gate of one input 
transistor is coupled to a reference voltage and the 
gate of the other input transistor is coupled to an 
output of one of the sensors, and wherein the differ- 
entia1 amplifier further includes a pair of cascode 
17, The imager of claim 16 wherein the cascade transis- 
tors are arranged to reduce an input-to-output capacitance of 
the differential amplifier, 
18, The imager of claim 16 wherein each cascade tran- 
sistor has a respective gate and sourceidrain regions, 
25 wherein the gates of the cascode transistors are electrically 
coupled to a common voltage and a source/&ain region of 
each cascode transistor is coupled to a respective source/ 
drain region of one of the input transistors, 
sensor, the circuit comprising: 
and the gate Of the Other hut transistor can be coup1ed 19. The imager of claim 18 further wherein each readout 
20, The imager of claim 19 wherein each has a 
capacitance at least as high as 10 picofarads, 
21, The imager of claim 19 wherein each readout circuit 
includes an integration capacitor, wherein, during operation, 
regions, 35 photocurrent from an associated one the sensors is injected 
onto the integration capacitor through the injection transis- 
tor. 
22. The imager of claim 21 wherein each readout circuit 
includes a feedback capacitor coupled between an output of 
the differential amplifier and the input transistor to which the 
23. The imager of claim 22 wherein the differential 
amplifier has an effective input capacitance less than a 
capacitance of the integration capacitor. 
24. The imager of claim 23 wherein each readout circuit 
45 includes a screen transistor coupled between the injection 
25. The imager of claim 24 wherein, during operation, the 
Screen transistor is biased in saturation, 
26, The imager of claim 24 wherein the integration 
capacitor can be reset by applying a reset voltage to a gate 
of a transistor in parallel with the integration capacitor. 
27, The imager of claim 16 wherein the imager is a 
spectrometer. 
40 output of the associated one of the sensors is coupled. 
7. The integrated circuit of claim 6 wherein the differen- transistor and the integration capacitor, 
feedback capacitor coupled between the output of the dif- 28. Amethod Of an imager, the method comprising: 
detecting radiation with infrared sensors having respec- 
tive capacitances at least as high as about 10 picofar- 
ads; 
into an associated 
readout circuit having a buffered direct injection input 
impedance of the sensor; and 
circuit at least once every 100 microseconds. 
injecting photocurrent from each 
Screen transistor coupled between the injection transistor 60 circuit and an hut impedance that is than an 
and the integration capacitor. 
operation, the screen transistor is biased in saturation. 
14. The integrated circuit of claim 12 wherein the inte- 
gration capacitor can be reset by applying a reset voltage to 65 each sensor is less than about 300 electrons. 
a gate of a transistor in parallel with the integration capaci- 
tor. * * * * *  
13. The integrated circuit of claim 12 wherein, during sampling the photocurrent injected into each readout 
29. The method of claim 28 wherein noise associated with 
